Skip to content

Conversation

@MrSidims
Copy link
Contributor

@MrSidims MrSidims commented Nov 2, 2021

It follows https://spec.oneapi.io/level-zero/latest/core/api.html#ze-device-thread-t
Also the patch removes several 'supported only on L0 disclaimers'
since recently an OpenCL extension was released:
https://github.com/KhronosGroup/OpenCL-Docs/blob/master/extensions/cl_intel_device_attribute_query.asciidoc

Signed-off-by: Dmitry Sidorov [email protected]

@MrSidims MrSidims requested a review from a team as a code owner November 2, 2021 16:09
@MrSidims MrSidims force-pushed the private/MrSidims/GPURTHWThread branch from 4c95f79 to 199e8d5 Compare November 2, 2021 16:11
@MrSidims MrSidims added the Documentation Missing documentation for the code, compiler or runtime features, etc. label Nov 2, 2021
@MrSidims MrSidims requested review from againull and gmlueck November 2, 2021 16:13

A new device descriptor will be added which will provide the number of slices on an Intel GPU. If the device is a subdevice, then the number of slices in the subdevice is returned.

This new device descriptor is only available for devices in the Level Zero platform, and the matching aspect is only true for those devices. The DPC++ default behavior is to expose GPU devices through the Level Zero platform.
Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I'll update the implementation if we agree to remove this disclaimer.

MrSidims added a commit to MrSidims/llvm-test-suite that referenced this pull request Nov 4, 2021
@MrSidims
Copy link
Contributor Author

@intel/dpcpp-specification-reviewers could you please take a look? IMHO it's quite easy and reasonable proposal.

Copy link
Contributor

@gmlueck gmlueck left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Yes, this looks good, and it's great to remove some of the Level Zero restrictions.

@againull againull merged commit 5b771a9 into intel:sycl Nov 12, 2021
MrSidims added a commit to MrSidims/llvm that referenced this pull request Nov 23, 2021
The appropriate spec update: intel#4876
Test: intel/llvm-test-suite#550

Signed-off-by: Dmitry Sidorov <[email protected]>
MrSidims added a commit to MrSidims/llvm-test-suite that referenced this pull request Dec 8, 2021
vladimirlaz pushed a commit that referenced this pull request Dec 15, 2021
The appropriate spec update: #4876
Test: intel/llvm-test-suite#550

Signed-off-by: Dmitry Sidorov <[email protected]>
vladimirlaz pushed a commit to intel/llvm-test-suite that referenced this pull request Dec 16, 2021
aelovikov-intel pushed a commit to aelovikov-intel/llvm that referenced this pull request Mar 27, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

Documentation Missing documentation for the code, compiler or runtime features, etc.

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants